



Karunya INSTITUTE OF TECHNOLOGY AND SCIENCES

(Declared as Deemed to be University under Sec.3 of the UGC Act, 1956)

MoE, UGC & AICTE Approved

NAAC A++ Accredited

DIVISION OF COMPUTER SCIENCE AND ENGINEERING

SCHOOL OF COMPUTER SCIENCE AND TECHNOLOGY

LABORATORY RECORD

Academic Year 2025-2026

Even SEMESTER

Name : Neavis Rishva. J

Register Number : URK25CS1236

Course Code : 25CS206

**Course Name : COMPUTER ORGANIZATION AND
ARCHITECTURE**

MAY 2026



Karunya INSTITUTE OF TECHNOLOGY AND SCIENCES
(Declared as Deemed to be University under Sec.3 of the UGC Act, 1956)
MoE, UGC & AICTE Approved
NAAC A++ Accredited

DIVISION OF COMPUTER SCIENCE AND ENGINEERING

SCHOOL OF COMPUTER SCIENCE AND TECHNOLOGY

LABORATORY RECORD

Academic Year 2025-2026

Course Code: 25CS206

**Course Name: COMPUTER ORGANIZATION AND
ARCHITECTURE**

Register No.: URK25CS1236

It is hereby certified that this is the bonafide record of work done by Mr. Neavis Rishva. J during the Even semester of the academic year 2025-2026 and submitted for the University Practical Examination held on 6/05/2026.

Faculty-in-charge Signature

Faculty-in-charge Name

CONTENTS

S. No.	Title of the Practicum	Page No.	Marks
1	Develop solutions that perform arithmetic operations based on Input Size and Complexity Analysis	1	
2	Develop solutions that perform logic operations based on ALU Status Flags	15	
3	Develop programs to do address calculation for the given addressing modes.	23	
4	Develop programs to perform data transfer operations for the given registers.	39	
5	Evaluate the Performance of Non-Pipelined and Pipelined Execution for the Given Instructions	47	
6	Simulate PUSH and POP operations for the given data.	56	
7	Evaluate cache memory performance for the given instructions.	63	
8	Use dynamic memory allocation techniques to improve processor performance for the given system.	71	
9	Simulate PUSH and POP operations for the given data using different registers.	79	
10	Develop a system to display temperature information representation for the given application.	84	
11	Use a stepper motor to achieve precise positioning for the given application.	92	
12	Design a Stepper Motor Positioning System in Simulink for the given specifications.	99	
13	Use instruction-level parallelism (ILP) techniques to perform vector addition for the given instruction.	107	
14	Develop efficient task execution mechanisms for the given GPU architecture.	114	
15	Evaluate scheduling techniques to achieve optimized parallel execution for the given GPU architectures .	124	

Faculty-in-charge Signature